3D chip-stacking technology is attracting considerable attention as a means of realizing advanced high-speed, compact, and highly functional electronic systems [1] [2] [3] . Among the several methods used for 3D chip-stacking, mechanical caulking between compliant bumps (deformable, sharp bumps) and doughnut-shaped electrodes ( Fig. 1) [4] is very attractive, because electrical interconnections between stacked chips can be achieved by simply applying a pressing load at room temperature. Room-temperature chip stacking allows the integration of even non-heat-resistant materials, because heat damage to the chip and strain caused by thermal mismatch between chips are not generated at room temperature. In addition, higher number of inter-chip connections can be realized by this method than by mechanical caulking between Au stud bumps and through-hole electrodes [5] , because the size of a compliant bump [6] [7] [8] (diameter: approximately 10 µm) is considerably less than that of a stud bump (diameter: approximately 40-60 µm).
Introduction
3D chip-stacking technology is attracting considerable attention as a means of realizing advanced high-speed, compact, and highly functional electronic systems [1] [2] [3] . Among the several methods used for 3D chip-stacking, mechanical caulking between compliant bumps (deformable, sharp bumps) and doughnut-shaped electrodes ( Fig. 1 ) [4] is very attractive, because electrical interconnections between stacked chips can be achieved by simply applying a pressing load at room temperature. Room-temperature chip stacking allows the integration of even non-heat-resistant materials, because heat damage to the chip and strain caused by thermal mismatch between chips are not generated at room temperature. In addition, higher number of inter-chip connections can be realized by this method than by mechanical caulking between Au stud bumps and through-hole electrodes [5] , because the size of a compliant bump [6] [7] [8] (diameter: approximately 10 µm) is considerably less than that of a stud bump (diameter: approximately 40-60 µm).
In this study, we demonstrate large-number inter-chip connections realized at room temperature using mechanical caulking between compliant bumps and doughnut-shaped electrodes.
Experimental
In this study, Au cone bumps were fabricated as compliant bumps. Figure 2 shows the formation process of the Au cone bumps. First, TiW and Au were deposited sequentially on a Si wafer for use as a seed layer in electroplating ( Fig. 2(a) ). Next, a resist pattern having undercut holes was formed by photolithography ( Fig. 2(b) ); a ZPN 1150 photoresist, which was purchased from Nippon Zeon, was used. We developed a novel process that can control the undercut profile and the top and bottom size of the undercut hole. After photolithography, Au electroplating was carried out to fill the undercut holes in the resist film ( Fig. 2(c) ). The photoresist was then removed using a solvent ( Fig. 2(d) ). The seed layer was removed by ion etching ( Fig. 2(e) ). Finally, the cone bumps were annealed at 300
• C for 10 min in order to improve the adhesivity between the cone bumps and the seed layer ( Fig. 2(f) ).
Doughnut-shaped electrodes were fabricated by the conventional technique, which combines UV lithography with electroplating. Figure 3 shows optical micrographs and SEM images of a test chip containing Au cone bumps (top size: 2-3 µm, bottom size: 9-11 µm, height: 6-7 µm, bump pitch: 20 µm, and number of bumps: 32400), and those of another chip containing Au doughnut-shaped electrodes (length of outside edge: 13-15 µm, length of inside edge: 3-4 µm, height: 2-3 µm, electrode pitch: 20 µm, and number of electrodes: 32400). Al interconnections for daisy chain measurement were formed in both chips. After surface cleaning (Ar ion etching), the two chips were stacked using the conventional flip-chip bonder.
Chip stacking was carried out under the following conditions: pressing load, 32.4 kgf (1 gf/bump); chip stacking temperature, 30
• C; and chip stacking time, 20 s. Figure 4 shows cross-sectional SEM images of bonded interface, which was observed after performing precisely controlled grinding. We can see that the Au cone bumps are mainly in contact with the sidewall of the Au doughnut-shaped electrodes and that the Au doughnut-shaped electrodes are caulked with the Au cone bumps even at room temperature. Figure 5 shows TEM images near the bonded interface. We find that the Au cone bumps are bonded to the Au doughnutshaped electrodes at an atomic level.
Results
Daisy chain measurements were carried out to electrically characterize the inter-chip connection. Figure 6 shows the relationship between the number of inter-chip connections and the cumulative resistance of the daisy chain. Daisy chain was perfectly connected up to 30,600 inter-chip connections. In addition, the resistance per inter-chip connection between a Au cone bump and a Au doughnut-shaped electrode was about 0.099 Ω. This resistance was almost equivalent to that of the conventional bump connection formed by thermal compressive bonding. These results demonstrate that mechanical caulking between compliant bumps and doughnut-shaped electrodes realizes large-number inter-chip connections even at room temperature.
Conclusion
Room temperature large-number inter-chip connections has been demonstrated by using mechanical calking between compliant bumps and doughnut-shaped electrodes. The number of I/O realized was 30,600 with 20 µm pitch. The material analysis has revealed that Au cone bumps were bonded to Au doughnut-shaped electrodes at an atomic level. This technology will facilitate the development of 3D LSI systems, in particular, the 3D integration of non-heat-resistant materials with CMOS LSIs. The number of bumps (electrodes) used in daisy chain is 30600. 
